more than two chips and these IC chips can be stacked up vertically and communicate with each other through vias.
Introduction
Through-silicon via (TSV) technology for 3D IC has drawn significant attention in recent years. The idea of having through vias in silicon is to shorten the transmission wire to reduce the RC delay, and thus the performance of the IC can be improved by lowering power consumption with shortened wiring network. [3] Using the TSVs, a conventional IC design can be divided into two or analysis in design phases. Lau and Yue [9] studied the equivalent thermal conductivities in planar and vertical directions for 3D IC structure with TSVs embedded in stacked chips in simulations. The simulation results of equivalent thermal conductivities are for the entire chip embedded with TSVs. However, there is no dielectric layer assumed between the copper filling and silicon. Thus, the evaluated values of equivalent thermal conductivities in planar and vertical directions are both larger than the isotropic thermal conductivity of the silicon. A 3D cell-based TSV structure is developed to investigate the anisotropic equivalent thermal conductivity properties by Chien et al. [1, 2] The TSV cell as shown in Fig. 1 includes a single cylindrical copper filling and is surrounded with a dielectric layer of SiO2. Then, the copper filling and dielectric layer are embedded in a rectangular silicon block, which includes circular copper pads partly cover on its top and bottom surfaces and connected with the copper filling.
Thermal simulations using CFD tool of ANSYS Icepak were performed based on the parametric matrix shown in Table 1 . In addition to the parameters used in Lau and Yue, [9] Table 1 has also included the parameter of SiO2 thickness, which results in a smaller planar equivalent thermal conductivity and a larger vertical equivalent thermal conductivity of TSV cell than the isotropic thermal conductivity of silicon. The studies of Chien et al. [1, 2] derived the empirical correlations of equivalent TSV thermal conductivities in planar and vertical directions. For the selective chip area having a cluster of TSVs, the TSV cell can be tiled together and then employ the empirical correlations of planar and vertical equivalent thermal conductivities for this TSV area. This approach has the advantage of dramatically reducing the mesh number of 3D IC simulation model and shortening the computational time with accurate thermal analysis.
Different from the study of Oprins et al. [8] which the measurement is conducted on a wafer level probe station and their die stack is mounted on a temperature-controlled chuck. In present study, we have assembled a two-chip stacking 3D IC in a QFP package and conducted measure- Figure 3 shows a typical CMOS structure [10] in a chip where in present study the islands of n+ and p+ as well as the n-well were not fabricated for heaters (R1 and R2) but for diodes (D1~D5). Once the top chip is completed with TSV fabrication and is thinned down to 60 um thick, it is mounted on top of the bottom chip which has no TSV being fabricated inside. As shown in Fig. 4 which is modified from a cross-sectional SEM photo, both material. Leadframes are wire bonded to the pads of top chip so that power is able to supply from the leads outside the package and signals of sensors are also able to be extracted from the leads.
Experimental Set Up
Like the temperature sensor diodes used in the thermal test chip of Oprins et al., [8] (R1) at regions from bottom chip to the bottom surface of the package. Detailed analysis of this phenomenon is discussed in the next section. The total thermal resistance of hot spot heating is about twice as that of the uniform heating at the same current input because the power density of hot spot heating is much higher than that of the uniform heating. Figure 9 shows the cumulative structure function curves of QFP for both hot spot heating (R2) and uniform heating When compared with uniform heating measurements, the average Rth (Rhs1) of top chip for hot spot heating is three times as that (Rnhs1) of the top chip for uniform heating as shown in Fig. 11 . However, the peaks and low points below the top chip become less obvious for hot spot heating as shown in the circled area in Fig. 11 . This phenomenon may have been explained that three dimensional heating condition becomes difficult to be identified using the differential structure function.
Results of Measurements

Thermal Model Simulations
A simulation model for the QFP package of directions can be calculated using the equations (1) and (2) shown below, respectively, where t SiO2 is the thickness of SiO2, D TSV the diameter of TSV, P the pitch between
TSVs and H the die thickness. shows that for top chip the temperatures result from detailed model are higher than those from equivalent model at both power input levels and the differences between two models increase with increasing power input.
Results of Comparisons
However, for bottom chip the temperatures result from detailed model are the same as those from the equivalent model. The maximum temperature difference between two models is less than 3.6%.
For hot spot heating condition, Table 3 shows the comparison results of junction temperatures at top and bottom chips between detailed model and equivalent model simulations. Similar to the uniform heating condition, the simulation shows that the junction temperature of top chip is higher than that of bottom chip. However, the difference of junction temperature between top chip and bottom chip increases dramatically with increasing power input for both detailed and equivalent models. This is because the heat flux for hot spot heating is much higher than that of the uniform heating condition. Because the top chip is being thinned down, the planar heat spreading becomes difficult. In addition, there is also a hot spot heating at the same location of bottom chip, this makes the top chip temperature increase significantly for hot spot heating. For simulation results between detailed and equivalent models, the temperature difference of top chip increases when power input is increased with the maximum difference reaching 6.91%. However, for the bottom chip the temperature difference increases only slightly with increasing power input. 
Discussions
As shown in Tables 2 and 3 
Conclusions
In present study, we have explored a set of thermal per- Wei Li received his M.S. degree in power
